

AHDL Introduction

ALTERA Devices, Tools and Techniques

Using AHDL

- AHDL is an easy-to-use design entry method
 - text design entry
 - simple language
- AHDL is powerful and compact
 - * can describe both simple and complex circuits efficiently
- AHDL is fully integrated into MAX+plusII
 - use AHDL subdesigns in the design hierarchy

©Imperial College, 1995	AHDL Introduction	1	©Imperial College, 1995	AHDL Introduction	3
Contents			AHDL File Stru	cture	
 Using AHDL 			 AHDL files are ASCII text files 		
 AHDL File Structure Overview 			created and edite	d using built-in text editor (or any	v text editor)
Subdesign Section			 Major elements of an AHDL file 		
 Variables Section 			♦ Title Statement		
State Machines			Include Statemen	t	
Logic Section			Constant Statement		
Boolean Equations			Subdesign Section		
IF and CASE			inputs and outp	uts of the subdesign	
 Examples 			Variable Section		

- > declaration of instances, nodes, registers, state machines
- Logic Section
 - Boolean equations, conditional logic (if and case), macrofunctions, truth-tables

Subdesign Section



ATTERA

......

- specifies the interface between this subdesign and other modules in the design
- INPUTs and OUTPUTs are named
 - names have scope limited to a subdesign
- groups can be referred to using the syntax :
 - E.g. x[3..0] represents x3, x2, x1, x0
- examples:



Variables Section



Variables Section - State Machines

- state machines are created in the Variables Section
- name of the machine
- keywords
 - ♦ MACHINE
 - > specifies a state machine
 - ♦ OF BITS
 - optional
 - > names the output bits of the machine (register outputs)
 - ♦ WITH STATES
 - comma separated list of states
 - > optional numerical value of the output bits for each state
 - First state in list is reset state

©Imperial College, 1995

AHDL Introduction



7

ATTER

أليسي

ATTER

Logic Section - Boolean Equations

- Logic section follows the Variables Section
- enclosed by BEGIN and END
- main operators
 - ***** ! NOT
 - * & AND
 - ♦ # OR
 - XOR ♦ \$
 - ♦ !&. !#. !\$ NAND. NOR. XNOR
 - ۰ 🐟 negate
- Boolean expressions can involve groups
- constants can be used
 - ♦ B"1100" is a binary constant

```
BEGIN
    s = a $ b;
    c = a & b;
    p = ((a & b) # c # (!a & !b & !c));
END;
```

```
a[3..0] = b[3..0] \& c[3..0];
means: a3 = b3 \& c3, a2 = b2 \& c2,
         a1 = b1 \& c1, a0 = b0 \& c0
x[4..1] = y[2..1];
```

Logic Section - IF and CASE



IF statement

- used for conditional logic based on comparisons
 - ➤ ==, !=, >, <, >=, <=</p>
- ✤ IF/ELSEIF can be expensive in resources - use CASE instead where appropriate
- CASE statement
 - more efficient for long ELSEIF constructions
 - ✤ a structure for implementing many comparisons on just one variable
 - > E.g. a 2-bit number code[] is tested. The output out[] is Gray coded

IF a[30] == b{30]
equal = VCC;
smaller = GND;
ELSEIF a[30] < b[30]
equal = GND;
<pre>smaller = VCC;</pre>
ELSE
equal = GND;
smaller = GND;
END TE:

CASE code[] IS						
	WHEN	0	=>	out[]	=	B″00″;
	WHEN	1	=>	out[]	=	B″01″;
	WHEN	2	=>	out[]	=	B″11″;
	WHEN	3	=>	out[]	=	B″10″;
END	CASE	;				

©Imperial College, 1995

AHDL Introduction

Logic Section - Truth Tables

- combinational logic can be entered as a truth table
 - keywords:
 - ➤ TABLE and END TABLE
 - inputs on left of =>
 - outputs on right of =>
- legal entries in a truth table
 - nodes
 - groups
 - VCC and GND
 - X (don't care)
 - constants

CITER OF

9

	a,b	=>	sum,	carry	,gray[10
	0,0	=>	Ο,	Ο,	B"00";
	0,1	=>	1,	Ο,	B″01″;
	1,0	=>	1,	Ο,	B″01″;
	1,1	=>	Ο,	1,	B″11″;
END	TABL	E;			

Examples

Combinational

<pre>% Half adder to add % % together a and b % % giving sum s and % % carry c. %</pre>				
TITLE "Full Adder" SUBDESIGN myadder				
a,b : INPUT;				
s,c : OUTPUT;				
)				
BEGIN				
s = a \$ b;				
c = a & b;				
END;				

Sequential

<pre>% Frequency % 2. Note th % GLOBAL clop</pre>	division by % ne use of the % ock. %
TITLE "Divid SUBDESIGN di (le by 2" .vide2
x	: INPUT;
div2	: OUPUT;
)	
VARIABLE	
ff	: DFF;
BEGIN ff.clk = ff.d = div2 =	= GLOBAL(x); = !ff.q; = ff.q;
END;	

©Imperial College, 1995

```
AHDL Introduction
```



ATTER

......

Examples

State Machine

TITLE

TITLE "Keyboard Scanning State Machine";	BEGIN
SUBDESIGN kbd_scan	row_seq.clk = clock38;
(row_seq.ena = row_en;
row_en, clock38, key[10] : INPUT;	CASE row_seq IS
row[41] : OUTPUT;	WHEN r1 =>
)	IF key[] == 0 THEN row_seq = r2;
VARIABLE	ELSE row_seq = r4;
row_seq: MACHINE	END IF;
OF BITS (row[41])	WHEN r2 =>
WITH STATES (IF key[] == 0 THEN row_seq = r3;
r0 = 0,	ELSE row_seq = r1;
r1 = 1,	END IF;
r2 = 2,	WHEN r3 =>
r3 = 4,	IF key[] == 0 THEN row_seq = r4;
r4 = 8);	ELSE row_seq = r2;
	END IF;
	WHEN r4 =>
	IF key[] == 0 THEN row_seq = r1;
	ELSE row_seq = r3;
(contd)	END IF;
	WHEN OTHERS $=$ row_seq = r1;
	END CASE;
	END;

